

<u>Fig. 3</u>




Fig. 5

V Index Way Bank Error Bit ECC/Data



<u>Fig. 6</u>

V	Address	Error Bit	ECC/Data
---	---------	-----------	----------



<u>Fig. 7</u>




Fig. 8

